


[Advanced Search](#) [Preferences](#) [Language Tools](#) [Search Tips](#)

spice crosstalk switching noise 1999

Google Search

[Web](#) · [Images](#) · [Groups](#) · [Directory](#) ·
Searched the web for **spice crosstalk switching noise 1999**. Results **1 - 10** of about **367**. Search took **0.40** sec[XLS]Sheet1File Format: Microsoft Excel 2000 - [View as HTML](#)... Get within 5% of **SPICE** simulation for ... Keutzer. Towards True **Crosstalk** Analysis.ICCAD 1999. ... 5, Static Timing Analysis. **Crosstalk noise switching** ...[www-cad.eecs.berkeley.edu/~chinnery/-research/standardcell/summaries.xls](http://www-cad.eecs.berkeley.edu/~chinnery/-research/standardcell/summaries.xls) - [Similar pages](#)[PDF]Pinhong ChenFile Format: PDF/Adobe Acrobat - [View as HTML](#)... True **Crosstalk Noise** Analysis," ICCAD 1999. ... 4. "**Switching** Window Computation for ... Analysisin Presence of **Crosstalk Noise** ... Yacc, Lex, LaTeX, BDD, **SPICE** ...[www-cad.eecs.berkeley.edu/~pinhong/pinhong\\_cv.pdf](http://www-cad.eecs.berkeley.edu/~pinhong/pinhong_cv.pdf) - [Similar pages](#)[ [More results from www-cad.eecs.berkeley.edu](#) ]Citation

... correspond very well with **SPICE** ... Estimation of Substrate-Coupled **Switching Noise** ... Krisch,  
 "Substrate Injection and **Crosstalk** ... 1999 IEEE Custom Integrated ...  
[portal.acm.org/citation.cfm?id=337292.337539&coll=portal&dl=ACM&CFID=2257595&CFTOKEN=66517085](http://portal.acm.org/citation.cfm?id=337292.337539&coll=portal&dl=ACM&CFID=2257595&CFTOKEN=66517085) -  
 33k - [Cached](#) - [Similar pages](#)

[PDF]Related Publications on On-Chip InductanceFile Format: PDF/Adobe Acrobat - [View as HTML](#)

... V) ú Time (ps) Analytical Prediction **Spice** ... and EG Friedman, "Peak **Crosstalk** ... 48-53,  
 April 1999. ... On-chip inductance Peak **noise** ... É On-chip simultaneous **switching** ...

[www.ee.rochester.edu:8080/~friedman/presentations/msicdvgs\\_pdf/msicdpart3.pdf](http://www.ee.rochester.edu:8080/~friedman/presentations/msicdvgs_pdf/msicdpart3.pdf) - [Similar pages](#)[PDF]SIGNAL INTEGRITYFile Format: PDF/Adobe Acrobat - [View as HTML](#)

... **Crosstalk Noise** Due to electromagnetic coupling between ... Power/Ground **Noise** Due  
 to parasitics ... ground delivery system during drivers' simultaneous **switching** ...

[www.cms-tech.co.kr/support/WhatisSI.pdf](http://www.cms-tech.co.kr/support/WhatisSI.pdf) - [Similar pages](#)EEDesign - Cadmos analyzes noise in deep-submicron designs

... EE Times March 29, 1999 (2 ... as **crosstalk** between adjacent **switching** ... We deal with multiple  
**noise** ... We not only look at **crosstalk** ... technology that includes a **Spice** ...

[www.eedesign.com/story/OEG19990329S0039](http://www.eedesign.com/story/OEG19990329S0039) - 32k - [Cached](#) - [Similar pages](#)Li Ding's Home Page

... P. Mazumder, "Accurate Estimating Simultaneous **Switching** ... and P. Mazumder, "Efficient  
**Crosstalk Noise** ... Design Contest, 3rd Place, 1999 ... And here is **SPICE** ...

[www.eecs.umich.edu/~lding/](http://www.eecs.umich.edu/~lding/) - 6k - 3 Sep 2002 - [Cached](#) - [Similar pages](#)[PDF]Challenges in achieving first-silicon success for 10M-gate SoCs: ...File Format: PDF/Adobe Acrobat - [View as HTML](#)

... Clock distribution Power distribution **Crosstalk** ... on many dimensions Parameter  
 1997 1999 ... SI \* Placement-based re-synthesis \* **Noise** ... 1.56 Delay (ns) +2% **SPICE** ...

[videos.dac.com/videos/39th/26/26\\_3/26\\_3slides.pdf](http://videos.dac.com/videos/39th/26/26_3/26_3slides.pdf) - [Similar pages](#)

**[PDF] High-Level Simulation of Substrate Noise Generation Including ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)... our high-level methodology with **SPICE** ... Estimation of Substrate-Coupled **Switching Noise** ... Substrate Injection and **Crosstalk** in ... **1999** IEEE Custom Integrated ...[www.imec.be/bandit/publications/dac2000\\_heijningen.pdf](http://www.imec.be/bandit/publications/dac2000_heijningen.pdf) - [Similar pages](#)**[PS] [courses.ece.uiuc.edu/ece482/Projects/noise.ps](http://courses.ece.uiuc.edu/ece482/Projects/noise.ps)**File Format: Adobe PostScript - [View as Text](#)... is seen in the **Spice** ... timing information, so simultaneous **switching** ... **noise** sources other than **crosstalk** ... al., "Interconnect Coupling **Noise** ... Proceedings of the **1999** ...[Similar pages](#)

Goooooooooooooogle ►

Result Page:    1 2 3 4 5 6 7 8 9 10    **Next**[Search within results](#)Dissatisfied with your results? [Help us improve.](#)Get the [Google Toolbar](#):Google Home - Advertise with Us - Search Solutions - News and Resources - Language Tools -  
Jobs, Press, Cool Stuff...

©2002 Google

## Welcome to IEEE Xplore™

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

## Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

## Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

## Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account

 Print FormatYour search matched **4** of **794619** documents.Results are shown **15** to a page, sorted by **publication year** in **descending** order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click **Search Again**.

spice and (crosstalk or (cross&lt;near/1&gt;talk)) and (switching&lt;near/1&gt;noise)

**Results:**Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 Design and verification of differential transmission lines***Wu, H.; Beyene, W.T.; Cheng, N.; Ching-Chao Huang; Yuan, C.*

Electrical Performance of Electronic Packaging, 2001 , 2001

Page(s): 85 -88

[\[Abstract\]](#) [\[PDF Full-Text \(385 KB\)\]](#) **CNF****2 Circuit-based description and modeling of electromagnetic noise effects in packaged low-power electronics***Cangellaris, A.C.; Pinello, W.; Ruehli, A.*

Computer Design: VLSI in Computers and Processors, 1997. ICCD

'97. Proceedings., 1997 IEEE International Conference on , 1997

Page(s): 136 -142

[\[Abstract\]](#) [\[PDF Full-Text \(772 KB\)\]](#) **CNF****3 Electrical characterization of BGA packages***Mattei, C.; Agrawal, A.P.*

Electronic Components and Technology Conference, 1997.

Proceedings., 47th , 1997

Page(s): 1087 -1093

[\[Abstract\]](#) [\[PDF Full-Text \(808 KB\)\]](#) **CNF****4 FDTD modeling of noise in computer packages***Becker, W.D.; Mittra, R.*

Multi-Chip Module Conference, 1993. MCMC-93, Proceedings., 1993

IEEE , 1993

Page(s): 123 -127

[\[Abstract\]](#) [\[PDF Full-Text \(320 KB\)\]](#) **CNF**

---

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)  
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)  
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2002 IEEE — All rights reserved




> home > about > feedback > logout


US Patent & Trademark Office




Search Results

Search Results for: [spice and (crosstalk or (cross<near/1>talk)) and (switching<near/1>noise) ]  
Found 13 of 101,097 searched. → Rerun within the Portal

Search within Results

 > Advanced Search > Search Help/Tips

Sort by:	Title	Publication	Publication Date	Score	 Binder
Results 1 - 13 of 13    short listing					

1	 Stable and efficient reduction of substrate model networks using congruence transforms Kevin J. Kerns , Ivan L. Wemple , Andrew T. Yang Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design December 1995	90%
2	 Substrate crosstalk analysis in mixed signal CMOS integrated circuits: embedded tutorial Makoto Nagata , Atsushi Iwata Proceedings on the 2000 conference on Asia and South Pacific design automation January 2000	88%
3	 Validation and test generation for oscillatory noise in VLSI interconnects Arani Sinha , Sandeep K. Gupta , Melvin A. Breuer Proceeding of the 1999 international conference on Computer-aided design November 1999 Inductance of on-chip interconnects gives rise to signal overshoots and undershoots that can cause logic errors. By considering technology trends, we show that in 0.13 &mgr;m technology such noise in local interconnects embedded in combinational logic can exceed the threshold voltage. We show the impact of such noise on different kinds of circuits. The magnitude of this noise can increase due to process variations. We present an algorithm for generating vectors for ...	87%

- 4** Built-in self-test for signal integrity 84%  
[4] Mehrdad Nourani , Amir Attarha  
Proceedings of the 38th conference on Design automation June 2001  
Unacceptable loss of signal integrity may harm the functionality of SoCs permanently or intermittently. We propose a systematic approach to model and test signal integrity in deep-submicron high-speed interconnects. Various signal integrity problems occurring on such interconnects (e.g. crosstalk, overshoot, noise, skew, etc.) are considered in a unified model. We also present a test methodology that uses a noise detection circuitry to detect low integrity signals and an inexpensive test ar ...
- 5** Advanced simulation and modeling techniques for hardware quality verification of digital systems 84%  
[4] S. Forno , Stephen Rochel  
Proceedings of the conference on European design automation conference September 1994
- 6** Electromagnetic modeling and signal integrity simulation of power/ground networks in high speed digital packages and printed circuit boards 80%  
[4] Frank Y. Yuan  
Proceedings of the 35th annual conference on Design automation conference May 1998  
The electromagnetic modeling and parameter extraction of digital packages and PCB boards for system signal integrity applications are presented. A systematic approach to analyze complex power/ground structures and simulate their effects on digital systems is developed. First, an integral equation boundary element algorithm is applied to the electromagnetic modeling of the PCB structures. Then, equivalent circuits of the power/ground networks are extracted from the EM solution. In an integra ...
- 7** Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies 80%  
[4] L. Richard Carley , Georges G. E. Gielen , Rob A. Rutenbar , Willy M. C. Sansen  
Proceedings of the 33rd annual conference on Design automation conference June 1996
- 8** Integrated high-level synthesis and power-net routing for digital design under switching noise constraints 80%  
[4] Alex Doboli , Ranga Vemuri

Proceedings of the 38th conference on Design automation June 2001

This paper presents a CAD methodology and a tool for high-level synthesis (HLS) of digital hardware for mixed analog-digital chips. In contrast to HLS for digital applications, HLS for mixed-signal systems is mainly challenged by constraints, such as digital switching noise (DSN), that are due to the analog circuits. This paper discusses an integrated approach to HLS and power net routing for effectively reducing DSN. Motivation for this research is that HLS has a high impact on DSN reducti ...


---

**9** Accurate interconnect modeling: towards multi-million transistor chips as microwave circuits 80%

 N. P. van der Meijs , T. Smedes

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design January 1997

**10** High-level simulation of substrate noise generation including power supply noise coupling 77%

 Marc van Heijningen , Mustafa Badaroglu , Stéphane Donnay , Marc Engels , Ivo Bolsens


Proceedings of the 37th conference on Design automation June 2000  
Substrate noise caused by large digital circuits will degrade the performance of analog circuits located on the same substrate. To simulate this performance degradation, the total amount of generated substrate noise must be known. Simulating substrate noise generated by large digital circuits is however not feasible with existing circuit simulators and detailed substrate models due to the long simulation times and high memory requirements. We have developed a methodology to simulate this su ...

**11** Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs 77%

 Edoardo Charbon , Ranjit Gharpurey , Alberto Sangiovanni-Vincentelli , Robert S. Meyer

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design January 1997

**12** Signal integrity optimization on the pad assignment for high-speed VLSI design 77%

 Kai-Yuan Chao , D. F. Wong

Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design December 1995

**13** Tools to aid in wiring rule generation for high speed interconnects 77%

- 1 P. Franzon , S. Simovich , M. Steer , M. Basel , S. Mehrotra , T. Mills  
Proceedings of the 29th ACM/IEEE conference on Design automation  
conference July 1992

---

**Results 1 - 13 of 13      short listing**

---

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2002 ACM, Inc.

---